ASIC implementation flow infrastructure, successor to OpenLane
-
Updated
Feb 25, 2026 - Python
#
digital-design
Here are 18 public repositories matching this topic...
Python script for generating lookup tables for the gm/ID design methodology and much more ...
-
Updated
Nov 21, 2025 - Python
5-phase self-study roadmap for AI hardware engineers: digital design & Verilog → Xilinx FPGA & Zynq → HLS/OpenCL → Jetson edge AI → HPC, robotics, autonomous driving, AI chip design. Hands-on projects throughout.
security computer-vision hls hpc opencl nvidia verilog lidar xilinx autonomous-driving sensor-fusion rtos risc-v digital-design embedded-linux embedded-system edge-ai nvidia-jeston
-
Updated
Feb 25, 2026 - Python
USAGI is a Python script designed to automate the process of synthesizing and performing gate-level simulations for digital designs across a range of cycle times.
-
Updated
Nov 21, 2024 - Python
An experimental package manager and development tool for Hardware Description Languages (HDL).
package-manager fpga vhdl verilog digital-logic hdl digital-design hardware-description-language hardware-design
-
Updated
Apr 10, 2022 - Python
SimIO is a collection of virtualized components to interact with a (System)Verilog simulation.
-
Updated
Sep 2, 2024 - Python
Generator for wokwi schematics that implement lookup tables in conjunctive normal form (CNF), i.e. with AND and OR gates
quine-mccluskey combinatory-logic digital-design quine-mccluskey-algorithm hardware-description-language lookup-table lookup-tables circuit-design binary-logic wokwi tinytapeout wokwi-generator
-
Updated
Feb 26, 2023 - Python
🖋 Typeset Quartus II schematics using TikZ (LaTeX)
-
Updated
Sep 6, 2023 - Python
🖋 Typeset Quartus II waveform files using TikZ (LaTeX)
-
Updated
Sep 6, 2023 - Python
Transpiles a subset of Python functions into synthesizable SystemVerilog.
-
Updated
Mar 8, 2024 - Python
A Python-based tool for generating Verilog modules with features including customizable state machines, port definitions, and state diagrams using Graphviz. Ideal for FPGA and ASIC design workflows.
python graphviz asic fpga state-machine eda verilog tkinter systemverilog hardware-designs vlsi digital-design hardware-description-language electronic-design-automation
-
Updated
Jul 31, 2024 - Python
An integrated educational framework covering semiconductor physics, circuit design, fabrication processes, and testing — from fundamentals to advanced practical applications. （物性・回路・プロセス・設計・テストを貫く一貫教育体系。基礎から応用・実践までを体系的に整理）
-
Updated
Feb 22, 2026 - Python
🗃 Digital design / 3D model classifier
-
Updated
Nov 29, 2020 - Python
Finding computer vision algorithms that I can easily accelerate using a FPGA.
-
Updated
Apr 12, 2023 - Python
-
Updated
Nov 27, 2020 - Python
Digital Logic Course - Designing & Implementing a Processor
-
Updated
Jan 23, 2022 - Python
This project implements a Moore Machine in Python and a Moore Machine Graphical User Interface in Java. A Moore Machine is a finite state machine where the outputs depend only on the current state.
-
Updated
Dec 8, 2025 - Python
parity calculator for the given bit stream
-
Updated
Jul 17, 2022 - Python
Improve this page
Add a description, image, and links to the digital-design topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the digital-design topic, visit your repo's landing page and select "manage topics."